A two task algorithm for clock mode fault simulation in sequential circuits. In Proceedings of the 25th AMC/IEEE conference on Design automation, 583-586.